Ep792: Sandy Saper | ASIC Design Manager, Ready Group
20MinuteLeaders20 Apr 2022

Ep792: Sandy Saper | ASIC Design Manager, Ready Group

Sandy Saper joined Ready in 2020 as ASIC & FPGA Design Manager. Sandy brings over 20 years of experience in managing complex SOC’s for wireless, communications & automotive applications. His experience encompasses all aspects of the SOC development cycle from requirements, specifications, architecture, design, verification, circuit, backend and silicon validation. Sandy has a proven record of managing multidisciplinary development teams and execution of projects efficiently and effectively. Prior to joining Ready Sandy was Director of Engineering at Verisense, before that he was R&D Department Manager at Freescale Semiconductors. Sandy holds a B.Sc. in Electrical Engineering from the Technion Institute of Technology, in Haifa, Israel

Episoder(1155)

Populært innen Business og økonomi

stopp-verden
dine-penger-pengeradet
rss-penger-polser-og-politikk
e24-podden
rss-borsmorgen-okonominyhetene
finansredaksjonen
pengepodden-2
tid-er-penger-en-podcast-med-peter-warren
rss-sunn-okonomi
morgenkaffen-med-finansavisen
utbytte
livet-pa-veien-med-jan-erik-larssen
aksjesladder
okonomiamatorene
nordnet-norge
lederpodden
stinn-av-gryn
rss-impressions-2
pengesnakk
rss-investering-gjort-enkelt